

MAULANA AZAD NATIONAL INSTITUTE OF TECHNOLOGY, BHOPAL
Department of Electrical Engineering
B. Tech. IV Semester Main Examination April-May -2024
Sub: Electronics Devices & Circuits (EE-223)

Max. Marks: 50

Time: 03 Hours

Note: Solve all questions else do as directed. Assume any missing data.

22/11/24

Q.1	Choose questions for 10 marks. Questions (i) to (vii) are of 1 marks each while questions (viii) to (xi) are of 2 marks each.	
(i)	If capacitor C_o in Fig. 1 becomes open, what effect will it have on circuit operation to the left of capacitor C_o ?	1
(ii)	A MOD 12 and MOD 10 counters are cascaded and the combination is tied to a clock of 120 MHz. Estimate the output frequency.	1
(iii)	A decoder/driver circuit requires active-HIGH outputs to drive a common-cathode 7-segment LED display? Justify the statement.	1
(iv)	Can a standard 741 op amp be used to amplify a 33-kilohertz signal if the desired voltage gain is 5 and the maximum peak output voltage swing is 11 volts? Justify your answer.	1
(v)	Justify that OP-AMP Non-Inverting amplifier is an example of voltage Series feedback topology.	1
(vi)	If zero volt is applied directly to the inverting input of an ideal op amp at the same time that -0.1 volts is applied to the noninverting input. Estimate the expected output voltage with due justification.	1
(vii)	Tabulate the OP-AMP Ideal values for : <i>a. Bandwidth b. Input current c. Open-loop voltage gain d. Input Impedance e. Lowest operating frequency f. Highest operating frequency g. Slew rate h. Output Impedance i. Common-mode voltage gain</i>	1
(viii)	Write the simplified expression for the outputs Difference and Borrow for the Adder-Subtractor circuit shown in Fig. 2. Control Input is 1 for the Difference/Borrow.	2
(ix)	In feedback topologies, the amplifier and the feedback-network respectively has gain of 20000 and 0.01. Estimate the factor by which input resistance R_{in} , the output resistance R_{out} and Bandwidth BW shall be modified in Voltage series and voltage shunt feedback topologies.	2
(x)	A full adder can be implemented in many ways. One of the way is to use two half adder circuits as shown in Fig. 3 below.	2




Fig. 1




Fig. 2




Fig. 3

Construct the function table for this arrangement and show that it implements a Full adder logic.

- (xi) A half adder circuit has 02 inputs A & B as shown in Fig. 4. Draw the output waveform of sum (S) and carry (C).




Fig. 4

- (xii) Draw output waveform of an OP-Amp oscillator having Wein bridge with $R = 1k$, and $C = 1\mu F$ and Amplifier's gain (i) 2 and (ii) 3.5. The OP AMP supply voltage are $V_{CC} = +12V$ and $V_{EE} = -12V$.

Analyze an OP AMP Amplifier circuit shown in Fig. 5 below for following parameters:

- (i) Voltage Gain, (ii) Input Impedance, (iii) Input Current Requirement (iv) Slew Rate Limiting Frequency (v) Maximum output voltage swing (vi) Maximum Input Voltage swing (vii) Output Impedance (viii) Output current Capability (ix) Minimum value of Load resistance (x) Bandwidth




Fig. 5

Take standard parameters of OP AMP IC 741 for analysis. Consider Saturation voltage as $\pm 2V$ of supply voltage. If load resistance is reduced from $47k\Omega$ to $2.7k\Omega$, shall there be change in input resistance, justify your response.

- (b) Classify amplifiers based on input and output quantities and show that a circuit of Fig. 6 is a case of series feedback amplifier. Calculate Input resistance, output resistance, amplifier's gain and bandwidth for amplifier shown in Fig. 6, If $A = 2 \times 10^5$ and $R_f = 20k$, and $R_i = 10k$.




Fig. 6.

Explain the working of Schmitt Trigger circuit. A Schmitt trigger circuit is designed to have hysteresis window $V_H = 0.2V$, and feedback gain $\beta = 0.01$. Determine voltage V_R , UTP , and LTP , if reference voltage ' V_R ' is half of the saturation voltage V_{Sat} .

